port_decl

[sv2nmigen.git] / examples / assignment.sv

module assignment(
    input i, 
    output o
);
assign o = i;
endmodule