setup.py: Removing deps as per bug #1086#c7
[lambdasoc.git] / lambdasoc /
2022-04-22 Luke Kenneth Casso... add name to HyperRAM module so as to be able to pass...
2022-04-12 Luke Kenneth Casso... simulation pads naming corrections for HyperRAMPads
2022-03-28 Luke Kenneth Casso... work through the CSns to give the appearance of having...
2022-03-28 Luke Kenneth Casso... add cs_latch as a peer of bus_latch in case the address...
2022-03-28 Luke Kenneth Casso... minor simplification of hyperram: using constants
2022-03-28 Luke Kenneth Casso... extend cs in hyperram to multiple bits
2022-03-27 Luke Kenneth Casso... update code-comments
2022-03-27 Luke Kenneth Casso... add reset pad to hyperram, should be set externally
2022-03-26 Luke Kenneth Casso... hyperram CS inverted (corrected)
2022-03-26 Luke Kenneth Casso... sort out hyperram ports down to test class
2022-03-25 Luke Kenneth Casso... fix attributes, sort out address
2022-03-19 Luke Kenneth Casso... rename hyperram clk pads to "ck"
2022-03-18 Luke Kenneth Casso... cleanup
2022-03-18 Luke Kenneth Casso... add ports function to HyperRAMPHY
2022-03-18 Luke Kenneth Casso... rename TestHyperRAMPHY to just HyperRAMPHY
2022-03-18 Luke Kenneth Casso... move HyperRAMPads and Test PHY to hyperram.py module
2022-03-18 Luke Kenneth Casso... remove redundant implementation of migen "timeline"
2022-03-18 Luke Kenneth Casso... document useful "add_extension" for HyperRAM PMODs
2022-03-16 Luke Kenneth Casso... update HyperRAM module and add unit test
2022-03-15 Luke Kenneth Casso... add first version of hyperram.py
2021-10-29 Jean-François Nguyensim.blackboxes.serial: add missing Verilog blackbox.
2021-10-29 Jean-François Nguyencores.litedram: add device to generated YAML configuration.
2021-10-29 Jean-François Nguyentest: fix broken tests.
2021-10-29 Jean-François NguyenAdd LiteEth support.
2021-10-29 Jean-François Nguyensoc.cpu: generate BIOS configuration from SoC constants.
2021-10-29 Jean-François Nguyenperiph.serial: add PHY as parameter, in order to use...
2021-10-29 Jean-François Nguyenperiph: conform with nmigen-soc breaking changes.
2021-10-29 Jean-François Nguyencores.litedram: remove name_force parameter from Core...
2021-10-29 Jean-François Nguyencores.litedram: add SDR DRAM type.
2021-10-29 Jean-François NguyenAdd support for configuration constants.
2021-10-29 Jean-François Nguyencores.pll: add PLL generators for Lattice ECP5 and...
2021-10-29 Jean-François Nguyensim.blackboxes: add serial blackbox, with a serial_pty...
2021-10-29 Jean-François Nguyensim: add CXXRTL integration.
2021-07-01 Jean-François Nguyensoftware/bios: bump version.
2021-06-29 Jean-François Nguyencores.litedram: move memory map population to _populate...
2021-06-29 Jean-François Nguyencores.litedram: move name conflict detection to the...
2021-06-28 Jean-François NguyenAdd SDRAMPeripheral and SDRAMSoC example.
2021-06-28 Jean-François Nguyensoc.base: add support for adding user-provided template...
2021-06-28 Jean-François Nguyensoc.base: add socproperty(weak=True) for optional prope...
2021-06-28 Jean-François Nguyencores: add LiteDRAM core.
2021-06-28 Jean-François Nguyentools.flterm: warn and continue after failed TIOCMBIC...
2021-06-28 Jean-François Nguyenperiph.serial: update default rx_depth value to 256.
2021-06-28 Jean-François Nguyenperiph.serial: use buffered FIFOs to help BRAM inference.
2021-06-28 Jean-François Nguyentest.test_periph_serial: fix loopback test.
2021-06-28 Jean-François Nguyentest: _wishbone.py → utils/wishbone.py
2021-06-28 Jean-François Nguyentest: move to sim = Simulator(dut) instead of context...
2021-06-08 Jean-François Nguyensoftware/bios: bump version.
2021-06-01 Jean-François Nguyenperiph.base: use bridge granularity as CSR bus data...
2021-05-31 Jean-François Nguyenperiph.event: clear pending bits of level-triggered...
2021-05-31 Jean-François Nguyensoftware/bios: bump version.
2020-06-16 Jean-François NguyenMerge pull request #4 from jeanthom/fix-base-soc
2020-06-16 Jean-François NguyenMerge pull request #3 from jeanthom/master
2020-06-15 Jean THOMASFix ConfigBuilder instantiation in SoC base class
2020-06-08 Jean THOMASThrow exception if two CSR have the same name
2020-04-09 Jean-François Nguyensoc.cpu: log build output to stderr
2020-03-30 Jean-François Nguyentools: add flterm
2020-03-26 Jean-François Nguyensoc.cpu: add CPUSoC and BIOSBuilder
2020-03-26 Jean-François Nguyensoc.base: add SoC and ConfigBuilder
2020-03-26 Jean-François Nguyencpu: add MinervaCPU
2020-03-25 Jean-François Nguyenperiph.intc: add GenericInterruptController
2020-03-25 Jean-François Nguyenperiph.serial: add AsyncSerialPeripheral
2020-03-25 Jean-François Nguyenperiph._event → periph.event
2020-03-25 Jean-François Nguyenperiph.sram: add SRAMPeripheral
2020-03-25 Jean-François Nguyenperiph.timer: add TimerPeripheral
2020-03-25 Jean-François Nguyenperiph: add Peripheral base class