projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2022-05-24 Jacob Lifshayadd $divfloor support to write_smt2 divfloor-in-write_smt2 commit | commitdiff | tree
2022-05-24 github-actions... Bump version commit | commitdiff | tree
2022-05-23 Miodrag MilanovićMerge pull request #3332 from YosysHQ/verific_f commit | commitdiff | tree
2022-05-23 Miodrag Milanovicfix text to fit 80 columns commit | commitdiff | tree
2022-05-23 Miodrag MilanovicUpdate verific command file documentation commit | commitdiff | tree
2022-05-23 Miodrag MilanovicUse analysis mode if set in file commit | commitdiff | tree
2022-05-23 Miodrag MilanovićMerge pull request #3331 from YosysHQ/git_rev_fix commit | commitdiff | tree
2022-05-23 Jannis HarderChange way to get commit sha commit | commitdiff | tree
2022-05-23 gatecatabc9_ops: Don't leave unused derived modules lying... commit | commitdiff | tree
2022-05-21 github-actions... Bump version commit | commitdiff | tree
2022-05-20 Jannis HarderMerge pull request #3324 from jix/confusing-select... commit | commitdiff | tree
2022-05-19 Jannis Harderselect: Fix -assert-none and -assert-any error output... commit | commitdiff | tree
2022-05-19 github-actions... Bump version commit | commitdiff | tree
2022-05-18 Marcelina KościelnickaAdd memory_bmux2rom pass. commit | commitdiff | tree
2022-05-18 Marcelina KościelnickaAdd memory_libmap tests. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickagatemate: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickamachxo2: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaefinix: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaanlogic: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaice40: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaxilinx: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickagowin: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickanexus: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaecp5: Use `memory_libmap` pass. commit | commitdiff | tree
2022-05-18 Marcelina KościelnickaAdd memory_libmap pass. commit | commitdiff | tree
2022-05-18 Marcelina Kościelnickaproc_rom: Add special handling of const-0 address bits. commit | commitdiff | tree
2022-05-18 github-actions... Bump version commit | commitdiff | tree
2022-05-17 Miodrag MilanovićMerge pull request #3310 from robinsonb5-PRs/master master commit | commitdiff | tree
2022-05-17 Marcelina Kościelnickaopt_ffinv: Use ModIndex instead of ModWalker. commit | commitdiff | tree
2022-05-16 Alastair M... Use log_warning when Tcl_Init fails, report error with... commit | commitdiff | tree
2022-05-16 Jannis HarderMerge pull request #3314 from jix/sva_value_change_logi... commit | commitdiff | tree
2022-05-14 github-actions... Bump version commit | commitdiff | tree
2022-05-13 Marcelina KościelnickaAdd opt_ffinv pass. commit | commitdiff | tree
2022-05-13 github-actions... Bump version commit | commitdiff | tree
2022-05-12 Marcelina KościelnickaAdd proc_rom pass. commit | commitdiff | tree
2022-05-11 Jannis Harderverific: Use new value change logic also for $stable... commit | commitdiff | tree
2022-05-10 Alastair M... Now calls Tcl_Init after creating the interp, fixes... commit | commitdiff | tree
2022-05-10 github-actions... Bump version commit | commitdiff | tree
2022-05-09 Jannis HarderMerge pull request #3305 from jix/sva_value_change_logic commit | commitdiff | tree
2022-05-09 Jannis HarderMerge pull request #3297 from jix/sva_nested_clk_else commit | commitdiff | tree
2022-05-09 Jannis Harderverific: Improve logic generated for SVA value change... commit | commitdiff | tree
2022-05-09 Miodrag MilanovicNext dev cycle commit | commitdiff | tree
2022-05-09 Miodrag MilanovicRelease version 0.17 yosys-0.17 commit | commitdiff | tree
2022-05-09 Miodrag MilanovicUpdate CHANGELOG commit | commitdiff | tree
2022-05-09 Miodrag MilanovicUpdate manual commit | commitdiff | tree
2022-05-09 Miodrag MilanovićMerge pull request #3299 from YosysHQ/mmicko/sim_memory commit | commitdiff | tree
2022-05-09 Miodrag MilanovicFix running sva tests commit | commitdiff | tree
2022-05-08 github-actions... Bump version commit | commitdiff | tree
2022-05-07 Marcelina Kościelnickaopt_mem: Remove constant-value bit lanes. commit | commitdiff | tree
2022-05-07 github-actions... Bump version commit | commitdiff | tree
2022-05-06 Miodrag Milanovicinclude latest abc changes commit | commitdiff | tree
2022-05-06 Miodrag Milanovicinclude latest abc changes commit | commitdiff | tree
2022-05-06 Miodrag MilanovićMerge pull request #3300 from imhcyx/master commit | commitdiff | tree
2022-05-06 Miodrag MilanovicInclude abc change to fix FreeBSD build commit | commitdiff | tree
2022-05-06 Miodrag MilanovicHandle possible non-memory indexed data commit | commitdiff | tree
2022-05-05 imhcyxmemory_share: fix wrong argidx in extra_args commit | commitdiff | tree
2022-05-05 github-actions... Bump version commit | commitdiff | tree
2022-05-04 Marcelina Kościelnickaabc: Use dict/pool instead of std::map/std::set commit | commitdiff | tree
2022-05-04 Miodrag Milanovicmap memory location to wire value, if memory is convert... commit | commitdiff | tree
2022-05-04 Miodrag Milanovicfix crash when no fst input commit | commitdiff | tree
2022-05-04 Miodrag MilanovicStart restoring memory state from VCD/FST commit | commitdiff | tree
2022-05-04 Claire Xenia... Add propagated clock signals into btor info file commit | commitdiff | tree
2022-05-03 Jannis Harderverific: Fix conditions of SVAs with explicit clocks... commit | commitdiff | tree
2022-05-03 github-actions... Bump version commit | commitdiff | tree
2022-05-02 Miodrag MilanovicAIM file could have gaps in or between inputs and inits commit | commitdiff | tree
2022-04-30 github-actions... Bump version commit | commitdiff | tree
2022-04-29 Miodrag MilanovićMerge pull request #3294 from YosysHQ/micko/verific_mer... commit | commitdiff | tree
2022-04-29 Miodrag MilanovicIgnore merging past ffs that we are not properly merging commit | commitdiff | tree
2022-04-26 github-actions... Bump version commit | commitdiff | tree
2022-04-25 Rick LuikenAdd missing parameters for ecp5 commit | commitdiff | tree
2022-04-25 Jannis HarderMerge pull request #3287 from jix/smt2-conditional... commit | commitdiff | tree
2022-04-25 Jannis HarderMerge pull request #3257 from jix/tribuf-formal commit | commitdiff | tree
2022-04-25 Miodrag MilanovićMerge pull request #3290 from mpasternacki/bugfix/freeb... commit | commitdiff | tree
2022-04-25 Miodrag MilanovićMerge pull request #3289 from YosysHQ/micko/sim_improve commit | commitdiff | tree
2022-04-24 Maciej PasternackiFix build on FreeBSD, which has no alloca.h commit | commitdiff | tree
2022-04-22 Miodrag MilanovicMatch $anyseq input if connected to public wire commit | commitdiff | tree
2022-04-22 Miodrag MilanovicTreat $anyseq as input from FST commit | commitdiff | tree
2022-04-22 Miodrag MilanovicIgnore change on last edge commit | commitdiff | tree
2022-04-22 Miodrag MilanovicLast sample from input does not represent change commit | commitdiff | tree
2022-04-22 Miodrag Milanoviclatches are always set to zero commit | commitdiff | tree
2022-04-22 Miodrag MilanovicIf not multiclock, output only on clock edges commit | commitdiff | tree
2022-04-22 Miodrag MilanovicSet init state for all wires from FST and set past commit | commitdiff | tree
2022-04-22 Miodrag MilanovicFix multiclock for btor2 witness commit | commitdiff | tree
2022-04-20 Jannis Hardersmt2: Make write port array stores conditional on nonze... commit | commitdiff | tree
2022-04-19 github-actions... Bump version commit | commitdiff | tree
2022-04-18 Miodrag MilanovićMerge pull request #3280 from YosysHQ/micko/fix_readaiw commit | commitdiff | tree
2022-04-18 Miodrag MilanovicUpdate abc commit | commitdiff | tree
2022-04-18 Miodrag Milanovicverific: allow memories to be inferred in loops (vhdl) commit | commitdiff | tree
2022-04-18 Miodrag MilanovićMerge pull request #3282 from nakengelhardt/verific_loo... commit | commitdiff | tree
2022-04-16 github-actions... Bump version commit | commitdiff | tree
2022-04-15 Marcelina Kościelnickamemory_share: Fix up mismatched address widths. commit | commitdiff | tree
2022-04-15 Marcelina Kościelnickaopt_dff: Fix behavior on $ff with D == Q. commit | commitdiff | tree
2022-04-15 N. Engelhardtverific: allow memories to be inferred in loops commit | commitdiff | tree
2022-04-15 Miodrag MilanovicFix reading aiw from other solvers commit | commitdiff | tree
2022-04-12 Jannis Hardertribuf: `-formal` option: convert all to logic and... commit | commitdiff | tree
2022-04-09 github-actions... Bump version commit | commitdiff | tree
2022-04-08 Miodrag MilanovićMerge pull request #3275 from YosysHQ/micko/clk2fflogic_fix commit | commitdiff | tree
2022-04-08 Miodrag MilanovicUse wrap_async_control_gate if ff is fine commit | commitdiff | tree
2022-04-08 Miodrag MilanovićMerge pull request #3273 from modwizcode/fix-build commit | commitdiff | tree
2022-04-08 Aki Van Nesspass jny: flipped the defaults for the inclusion of... commit | commitdiff | tree
next