projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Revert "C.LWSP and C.LDSP with rd=0 are legal instructions"
[riscv-isa-sim.git] / .gitignore
1 build/
2 *.gch
3 autom4te.cache/
4 .*.swp
5 *.o
6 *.d
7 .gdb_history
Simple-V augmented version of spike