projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Some bugfixes for CSR reading and setting FS for fflags updates (#43)
[riscv-isa-sim.git] / .gitignore
1 build/
2 *.gch
3 autom4te.cache/
4 .*.swp
Simple-V augmented version of spike