projects / soc.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
add litex wishbone interconnect to 4x 4k SRAMs
[soc.git] / .pylintrc
1 [TYPECHECK]
2 contextmanager-decorators=contextlib.contextmanager,_guardedcontextmanager