Merge pull request #128 from riscv/reset
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1