Add a nice debug printf for debug_module_t::store
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1