[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / add.h

RC = sext32(RA + RB);