[sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b

[riscv-isa-sim.git] / riscv / insns / add_d.h

require_fp;
FRC = f64_add(FRA, FRB);
set_fp_exceptions;