[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / add_d.h

require_fp;
FRDR = f64_add(FRS1, FRS2);
set_fp_exceptions;