Support debug system bus access.

[riscv-isa-sim.git] / riscv / insns / addi.h

WRITE_RD(sext_xlen(RS1 + insn.i_imm()));