[pk,sim,xcc] Renamed instructions to RISC-V spec
[riscv-isa-sim.git] / riscv / insns / addi.h
1 require64;
2 RA = SIMM + RB;