Update README

[riscv-isa-sim.git] / riscv / insns / addiw.h

require_rv64;
WRITE_RD(sext32(insn.i_imm() + RS1));