[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / addw.h

RDR = sext32(RS1 + RS2);