Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / addw.h

require_xpr64;
WRITE_RD(sext32(RS1 + RS2));