[pk,sim,xcc] Renamed instructions to RISC-V spec

[riscv-isa-sim.git] / riscv / insns / addw.h

RC = sext32(RA + RB);