[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / addw.h

RD = sext32(RS1 + RS2);