Fix debug reset.

[riscv-isa-sim.git] / riscv / insns / amominu_w.h

require_extension('A');
WRITE_RD(sext32(MMU.amo_uint32(RS1, [&](uint32_t lhs) { return std::min(lhs, uint32_t(RS2)); })));