[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / amow_add.h

reg_t v = mmu.load_int32(RS1);
mmu.store_uint32(RS1, RS2 + v);
RDR = v;