[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / andi.h

RA = IMM & RB;