[xcc, sim] eliminated zero-extended immediates

[riscv-isa-sim.git] / riscv / insns / andi.h

RDI = SIMM & RS1;