Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / auipc.h

WRITE_RD(sext_xprlen(insn.u_imm() + (pc >> 12 << 12)));