[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / beq.h

if(cmp_trunc(RA) == cmp_trunc(RB))
  npc = BRANCH_TARGET;