Update README

[riscv-isa-sim.git] / riscv / insns / bge.h

if(sreg_t(RS1) >= sreg_t(RS2))
  set_pc(BRANCH_TARGET);