Update README
[riscv-isa-sim.git] / riscv / insns / c_add.h
1 require_extension('C');
2 require(insn.rvc_rs2() != 0);
3 WRITE_RD(sext_xlen(RVC_RS1 + RVC_RS2));