[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / c_eq_d.h

require_fp;
RDR = f64_eq(FRS1, FRS2);
set_fp_exceptions;