[sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
[riscv-isa-sim.git] / riscv / insns / c_lt_d.h
1 require_fp;
2 RC = f64_lt(FRA, FRB);
3 set_fp_exceptions;