Improve instruction fetch

[riscv-isa-sim.git] / riscv / insns / c_lui.h

require_extension('C');
require(insn.rvc_rd() != 0);
WRITE_RD(insn.rvc_imm() << 12);