Improve instruction fetch

[riscv-isa-sim.git] / riscv / insns / c_mv.h

require_extension('C');
require(insn.rvc_rs2() != 0);
WRITE_RD(RVC_RS2);