Update README
[riscv-isa-sim.git] / riscv / insns / c_xor.h
1 require_extension('C');
2 WRITE_RVC_RS1S(RVC_RS1S ^ RVC_RS2S);