projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / clearpcr.h
1 require_supervisor;
2 WRITE_RD(p->set_pcr(insn.rs1(), p->get_pcr(insn.rs1()) & ~insn.i_imm()));
Simple-V augmented version of spike