Enable support for the four custom instructions
[riscv-isa-sim.git] / riscv / insns / custom0_rd_rs1.h
1