Enable support for the four custom instructions
[riscv-isa-sim.git] / riscv / insns / custom3_rd_rs1_rs2.h
1