[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / cvt_d_w.h

require_fp;
FRDR = i32_to_f64(FRS1);
set_fp_exceptions;