[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / ddivu.h

require64;
RC = RA / RB;