[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / di.h

require_supervisor;
uint32_t temp = sr;
set_sr(sr & ~SR_ET);
RDR = temp;