[sim, xcc] bthread threading model exposed; insn encoding cleaned up

[riscv-isa-sim.git] / riscv / insns / di.h

require_supervisor;
uint32_t temp = sr;
set_sr(sr & ~SR_ET);
RC = temp;