[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / divu.h

RC = sext32(uint32_t(RA)/uint32_t(RB));