[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / dmulh.h

require64;
int64_t rb = RA;
int64_t ra = RB;
RC = (int128_t(rb) * int128_t(ra)) >> 64;