[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / dsra.h

require64;
RC = sreg_t(RB) >> SHAMT;