[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / dsrlv.h

require64;
RC = RB >> (RA & 0x3F);