[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / ei.h

require_supervisor;
uint32_t temp = sr;
set_sr(sr | SR_ET);
RA = temp;