Update README

[riscv-isa-sim.git] / riscv / insns / fcvt_wu_s.h

require_extension('F');
require_fp;
softfloat_roundingMode = RM;
WRITE_RD(sext32(f32_to_ui32(f32(FRS1), RM, true)));
set_fp_exceptions;