Fix debug reset.
[riscv-isa-sim.git] / riscv / insns / fence.h
1