Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / fld.h
1 require_fp;
2 WRITE_FRD(MMU.load_int64(RS1 + insn.i_imm()));