Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / flh.h
1