Update README

[riscv-isa-sim.git] / riscv / insns / flt_q.h

require_extension('Q');
require_fp;
WRITE_RD(f128_lt(f128(FRS1), f128(FRS2)));
set_fp_exceptions;