Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / fmin_h.h
1