Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / fmv_x_h.h
1